"VCEGAR: Verilog CounterExample Guided Abstraction Refinement."

Himanshu Jain et al. (2007)
a service of  Schloss Dagstuhl - Leibniz Center for Informatics