"A 1-200MHz Multiple Output Fractional Divider Using Phase Rotating Technique."

Chun-Yu Lin et al. (2020)

> Home

Details and statistics

DOI: 10.1109/VLSI-DAT49148.2020.9196213

access: closed

type: Conference or Workshop Paper

metadata version: 2025-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi-dat/LinWHL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi-dat/LinWHL20
Chun-Yu Lin, Tun-Ju Wang, Yu-Ting Hung, Tsung-Hsien Lin:
A 1-200MHz Multiple Output Fractional Divider Using Phase Rotating Technique. VLSI-DAT 2020: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.