"FPGA Implementation of a VVI Temporary Pacemaker Digital Control."

Diego Caldas Salengue et al. (2003)

> Home

Details and statistics

DOI: —

access: unavailable

type: Conference or Workshop Paper

metadata version: 2008-09-04

- no documents available
- export record
  dblp key:
  - conf/vlsi/SalengueMRA03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/SalengueMRA03
Diego Caldas Salengue, João Baptista dos Santos Martins, Cesar Ramos Rodrigues, André Luiz Aita:
FPGA Implementation of a VVI Temporary Pacemaker Digital Control. VLSI-SOC 2003: 404-409

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.