"A 1.32 TOPS/W Energy Efficient Deep Neural Network Learning Processor with ..."

Donghyeon Han et al. (2019)

> Home

Details and statistics

DOI: 10.23919/VLSIC.2019.8778006

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/HanLLY19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/HanLLY19
Donghyeon Han, Jinsu Lee, Jinmook Lee, Hoi-Jun Yoo:
A 1.32 TOPS/W Energy Efficient Deep Neural Network Learning Processor with Direct Feedback Alignment based Heterogeneous Core Architecture. VLSI Circuits 2019: 304-

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.