"A 56-Gb/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS."

Takayuki Shibasaki et al. (2014)

Details and statistics

DOI: 10.1109/VLSIC.2014.6858400

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics