"Evaluation of pausible clocking for interfacing high speed IP cores in ..."

Joycee Mekie, Supratik Chakraborty, Dinesh K. Sharma (2004)

> Home

Details and statistics

DOI: 10.1109/ICVD.2004.1260978

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/MekieCS04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/MekieCS04
Joycee Mekie, Supratik Chakraborty, Dinesh K. Sharma:
Evaluation of pausible clocking for interfacing high speed IP cores in GALS Framework. VLSI Design 2004: 559-564

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.