Stop the war!
Остановите войну!
for scientists:
default search action
"FPGA Implementation of an Improved Watchdog Timer for Safety-Critical ..."
Ravi Krishnan Unni, Vijayanand P., Y. Dilip (2018)
- Ravi Krishnan Unni, Vijayanand P., Y. Dilip:
FPGA Implementation of an Improved Watchdog Timer for Safety-Critical Applications. VLSID 2018: 55-60
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.