"CMOSP18 FD-SOI Technology Based MCU Achieving High Performance of 1.2GHz ..."

Praveen Verma et al. (2025)

> Home

Details and statistics

DOI: 10.1109/VLSID64188.2025.00074

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsid/VermaDAVSKS25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/VermaDAVSKS25
Praveen Verma, Anuj Dhillon, Ashfaque Ahmed, Yagnesh Vaderiya, Chandan Singh, Veenita Kumari, Harshit Sharma:
CMOSP18 FD-SOI Technology Based MCU Achieving High Performance of 1.2GHz Using High Speed, Optimized Leakage & High Density Tightly Coupled Memory (TCM). VLSID 2025: 357-361

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.