"A 4.24GHz 128X256 SRAM Operating Double Pump Read Write Same Cycle in 5nm ..."

Nick Zhang et al. (2023)

Details and statistics

DOI: 10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185268

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-28

a service of  Schloss Dagstuhl - Leibniz Center for Informatics