"Ultra high speed 802.11n LDPC decoder with seven-stage pipeline in 28 nm CMOS."

Lukasz Lopacinski et al. (2022)

Details and statistics

DOI: 10.1109/VTC2022-SPRING54318.2022.9860730

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics