"A 223Mbps FPGA Implementation of (10240, 5120) Irregular Structured Low ..."

Wenjun Wang et al. (2008)

> Home

Details and statistics

DOI: 10.1109/VETECS.2008.168

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vtc/WangWZKT08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vtc/WangWZKT08
Wenjun Wang, Xiaoguang Wu, Xiaoxuan Zhu, Guixia Kang, Xiaofeng Tao:
A 223Mbps FPGA Implementation of (10240, 5120) Irregular Structured Low Density Parity Check Decoder. VTC Spring 2008: 767-771

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.