Stop the war!
Остановите войну!
for scientists:
default search action
"Design of 12bit 100MHz Sample and Hold circuit for pipeline ADC."
Hao Zheng, Xiangning Fan, Yutao Sun (2011)
- Hao Zheng, Xiangning Fan, Yutao Sun:
Design of 12bit 100MHz Sample and Hold circuit for pipeline ADC. WCSP 2011: 1-5
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.