"Design and verification using high-level synthesis."

Andrés Takach (2016)

Details and statistics

DOI: 10.1109/ASPDAC.2016.7428011

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

a service of  Schloss Dagstuhl - Leibniz Center for Informatics