"Transistor-Level Analysis of Dynamic Delay Models."

Jürgen Maier et al. (2019)
a service of Schloss Dagstuhl - Leibniz Center for Informatics