Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A design oriented model for timing jitter/skew of Voltage-to-Time ..."

Hassan Mostafa, Yehea I. Ismail (2014)

> Home

Details and statistics

DOI: 10.1109/CCECE.2014.6900928

access: closed

type: Conference or Workshop Paper

metadata version: 2017-06-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ccece/MostafaI14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ccece/MostafaI14
Hassan Mostafa, Yehea I. Ismail:
A design oriented model for timing jitter/skew of Voltage-to-Time Converter (VTC) circuits. CCECE 2014: 1-6

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.