"Sequential Circuit Verification Using Symbolic Model Checking."

Jerry R. Burch et al. (1990)

Details and statistics

DOI: 10.1145/123186.123223

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-06

a service of  Schloss Dagstuhl - Leibniz Center for Informatics