"Layout Techniques for Minimizing On-Chip Interconnect Self Inductance."

Yehia Massoud et al. (1998)
a service of Schloss Dagstuhl - Leibniz Center for Informatics