"A symbolic RTL synthesis for LUT-based FPGAs."

Stanislaw Deniziak, Mariusz Wisniewski (2009)
a service of Schloss Dagstuhl - Leibniz Center for Informatics