"Architecture and FPGA implementation of a 10.7 Gbit/s OTN Regenerator for ..."

Rodrigo Bernardo et al. (2012)

Details and statistics

DOI: 10.1109/FPL.2012.6339193

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-21

a service of  Schloss Dagstuhl - Leibniz Center for Informatics