"A 0.1pJ Freeze Vernier time-to-digital converter in 65nm CMOS."

Kristof Blutman et al. (2014)

Details and statistics

DOI: 10.1109/ISCAS.2014.6865071

access: closed

type: Conference or Workshop Paper

metadata version: 2019-10-11

a service of  Schloss Dagstuhl - Leibniz Center for Informatics