"Novel STT-MRAM-based last level caches for high performance processors ..."

Shinobu Fujita et al. (2014)
a service of Schloss Dagstuhl - Leibniz Center for Informatics