"A 32-core RISC microprocessor with network accelerators, power management ..."

Brian Miller et al. (2012)

Details and statistics

DOI: 10.1109/ISSCC.2012.6176877

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-15

a service of  Schloss Dagstuhl - Leibniz Center for Informatics