Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A full-mode FME VLSI architecture based on 8×8/4×4 adaptive ..."

Jialiang Liu et al. (2011)

> Home

Details and statistics

DOI: 10.1109/VLSISOC.2011.6081622

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/LiuCFZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/LiuCFZ11
Jialiang Liu, Xinhua Chen, Yibo Fan, Xiaoyang Zeng:
A full-mode FME VLSI architecture based on 8×8/4×4 adaptive Hadamard Transform for QFHD H.264/AVC encoder. VLSI-SoC 2011: 434-439

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.