Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid ..."

Jerome Quartana, Laurent Fesquet, Marc Renaudin (2005)

> Home

Details and statistics

DOI: 10.1007/978-0-387-73661-7_13

access: open

type: Conference or Workshop Paper

metadata version: 2018-06-26

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - conf/vlsi/QuartanaFR05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/QuartanaFR05
Jerome Quartana, Laurent Fesquet, Marc Renaudin:
Modular Asynchronous Network-on-Chip: Application to GALS Systems Rapid Prototyping. VLSI-SoC 2005: 195-207

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.