"An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay ..."

Kwanyeob Chae et al. (2019)

Details and statistics

DOI: 10.23919/VLSIC.2019.8777959

access: closed

type: Conference or Workshop Paper

metadata version: 2019-08-05

a service of  Schloss Dagstuhl - Leibniz Center for Informatics