"FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for ..."

Chun-Yi Lee, Niraj K. Jha (2014)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2013.2260569

access: closed

type: Journal Article

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tvlsi/LeeJ14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/LeeJ14
Chun-Yi Lee, Niraj K. Jha:
FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks. IEEE Trans. Very Large Scale Integr. Syst. 22(5): 1150-1163 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.