Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A Methodology for Generation of Performance Models for the Sizing of ..."

Soumya Pandit, Chittaranjan A. Mandal, Amit Patra (2011)

> Home

Details and statistics

DOI: 10.1155/2011/475952

access: open

type: Journal Article

metadata version: 2018-11-24

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/vlsi/PanditMP11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/vlsi/PanditMP11
Soumya Pandit, Chittaranjan A. Mandal, Amit Patra:
A Methodology for Generation of Performance Models for the Sizing of Analog High-Level Topologies. VLSI Design 2011: 475952:1-475952:17 (2011)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.