"Compact Analog Chaotic Map Designs Using SOI Four-Gate Transistors."

Maisha Sadia, Partha Sarathi Paul, Md Sakib Hasan (2023)

> Home

Details and statistics

DOI: 10.1109/ACCESS.2023.3290133

access: open

type: Journal Article

metadata version: 2023-07-21

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/access/SadiaPH23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/access/SadiaPH23
Maisha Sadia, Partha Sarathi Paul, Md Sakib Hasan:
Compact Analog Chaotic Map Designs Using SOI Four-Gate Transistors. IEEE Access 11: 64782-64795 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.