"An optimal and processor efficient parallel sorting algorithm on a linear ..."

Min He, Xiaolong Wu, Si-Qing Zheng (2009)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2008.11.020

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/HeWZ09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/HeWZ09
Min He, Xiaolong Wu, Si-Qing Zheng:
An optimal and processor efficient parallel sorting algorithm on a linear array with a reconfigurable pipelined bus system. Comput. Electr. Eng. 35(6): 951-965 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.