Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"Variability-aware architecture level optimization techniques for robust ..."

Saraju P. Mohanty, Mahadevan Gomathisankaran, Elias Kougianos (2014)

> Home

Details and statistics

DOI: 10.1016/J.COMPELECENG.2013.11.026

access: closed

type: Journal Article

metadata version: 2020-02-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cee/MohantyGK14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cee/MohantyGK14
Saraju P. Mohanty, Mahadevan Gomathisankaran, Elias Kougianos:
Variability-aware architecture level optimization techniques for robust nanoscale chip design. Comput. Electr. Eng. 40(1): 168-193 (2014)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.