"Acceleration for Timing-Aware Gate-Level Logic Simulation with One-Pass ..."

Weijie Fang et al. (2023)

> Home

Details and statistics

DOI: 10.48550/ARXIV.2304.13398

access: open

type: Informal or Other Publication

metadata version: 2023-12-31

- view
  - electronic edition via DOI (open access)
  authority control:
- export record
  dblp key:
  - journals/corr/abs-2304-13398
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/corr/abs-2304-13398
Weijie Fang, Yanggeng Fu, Jiaquan Gao, Longkun Guo, Gregory Z. Gutin, Xiaoyan Zhang:
Acceleration for Timing-Aware Gate-Level Logic Simulation with One-Pass GPU Parallelism. CoRR abs/2304.13398 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.