"Minimization of Via-Induced Signal Reflection in On-Chip High Speed ..."

K. Soorya Krishna, M. S. Bhat (2012)

> Home

Details and statistics

DOI: 10.1007/S00034-011-9339-0

access: closed

type: Journal Article

metadata version: 2020-12-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/cssp/KrishnaB12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/cssp/KrishnaB12
K. Soorya Krishna, M. S. Bhat:
Minimization of Via-Induced Signal Reflection in On-Chip High Speed Interconnect Lines. Circuits Syst. Signal Process. 31(2): 689-702 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.