"Implementation of high precision/low latency FP divider using ..."

C. Ravi Shankar Hanuman, J. Kamala, A. R. Aruna (2020)

> Home

Details and statistics

DOI: 10.1007/S10617-019-09225-2

access: closed

type: Journal Article

metadata version: 2022-06-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/dafes/HanumanKA20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/dafes/HanumanKA20
C. Ravi Shankar Hanuman, J. Kamala, A. R. Aruna:
Implementation of high precision/low latency FP divider using Urdhva-Tiryakbhyam multiplier for SoC applications. Des. Autom. Embed. Syst. 24(2): 111-125 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.