"Design of a Sparsity-Aware Reconfigurable Deep Learning Accelerator ..."

Shen-Fu Hsiao et al. (2020)

> Home

Details and statistics

DOI: 10.1109/JETCAS.2020.3015238

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/esticas/HsiaoCLCT20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/esticas/HsiaoCLCT20
Shen-Fu Hsiao, Kun-Chih Chen, Chih-Chien Lin, Hsuan-Jui Chang, Bo-Ching Tsai:
Design of a Sparsity-Aware Reconfigurable Deep Learning Accelerator Supporting Various Types of Operations. IEEE J. Emerg. Sel. Topics Circuits Syst. 10(3): 376-387 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.