"A 12-bit 2.32GS/s pipelined/SAR hybrid ADC with a high-linearity input buffer."

Xuehao Guo et al. (2023)

Details and statistics

DOI: 10.1587/ELEX.20.20230369

access: open

type: Journal Article

metadata version: 2024-01-08

a service of  Schloss Dagstuhl - Leibniz Center for Informatics