"Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using ..."

Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Michitaka Kameyama (2008)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E91-A.12.3596

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/WaidyasooriyaHK08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/WaidyasooriyaHK08
Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Michitaka Kameyama:
Evaluation of Interconnect-Complexity-Aware Low-Power VLSI Design Using Multiple Supply and Threshold Voltages. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 91-A(12): 3596-3606 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.