"Heuristic Sizing Methodology for Designing High-Performance CMOS Level ..."

Jinn-Shyan Wang, Yu-Juey Chang, Chingwei Yeh (2010)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E93.C.1540

access: closed

type: Journal Article

metadata version: 2020-04-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/WangCY10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/WangCY10
Jinn-Shyan Wang, Yu-Juey Chang, Chingwei Yeh:
Heuristic Sizing Methodology for Designing High-Performance CMOS Level Converters with Balanced Rise and Fall Delays. IEICE Trans. Electron. 93-C(10): 1540-1543 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.