"Boosting performance of self-timed delay-insensitive bit parallel on-chip ..."

Ethiopia Nigussie et al. (2011)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2010.0300

access: closed

type: Journal Article

metadata version: 2024-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/NigussieTPLIT11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/NigussieTPLIT11
Ethiopia Nigussie, Sampo Tuuna, Juha Plosila, Pasi Liljeberg, Jouni Isoaho, Hannu Tenhunen:
Boosting performance of self-timed delay-insensitive bit parallel on-chip interconnects. IET Circuits Devices Syst. 5(6): 505-517 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.