"Low-power and high-speed 13T SRAM cell using FinFETs."

Shilpa Saxena, Rajesh Mehra (2017)

> Home

Details and statistics

DOI: 10.1049/IET-CDS.2016.0287

access: closed

type: Journal Article

metadata version: 2020-09-10

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cds/SaxenaM17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cds/SaxenaM17
Shilpa Saxena, Rajesh Mehra:
Low-power and high-speed 13T SRAM cell using FinFETs. IET Circuits Devices Syst. 11(3): 250-255 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.