"Analysis and design of a low jitter delay-locked loop using lock state ..."

Shahram Modanlou, Gholamreza Ardeshir, Mohammad Gholami (2021)

> Home

Details and statistics

DOI: 10.1002/CTA.2923

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijcta/ModanlouAG21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijcta/ModanlouAG21
Shahram Modanlou, Gholamreza Ardeshir, Mohammad Gholami:
Analysis and design of a low jitter delay-locked loop using lock state detector. Int. J. Circuit Theory Appl. 49(5): 1410-1419 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.