"Routability-constrained multi-bit flip-flop construction for clock power ..."

Zhi-Wei Chen, Jin-Tai Yan (2013)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2012.03.002

access: closed

type: Journal Article

metadata version: 2022-04-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ChenY13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ChenY13
Zhi-Wei Chen, Jin-Tai Yan:
Routability-constrained multi-bit flip-flop construction for clock power reduction. Integr. 46(3): 290-300 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.