"Improving power-awareness of pipelined array multipliers using ..."

Jia Di, Jiann-Shiun Yuan, Ronald F. DeMara (2006)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2004.08.002

access: closed

type: Journal Article

metadata version: 2020-10-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/DiYD06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/DiYD06
Jia Di, Jiann-Shiun Yuan, Ronald F. DeMara:
Improving power-awareness of pipelined array multipliers using two-dimensional pipeline gating and its application on FIR design. Integr. 39(2): 90-112 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.