"Two efficient synchronous <--> asynchronous converters well-suited ..."

Abbas Sheibanyrad, Alain Greiner (2008)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2007.04.006

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SheibanyradG08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SheibanyradG08
Abbas Sheibanyrad, Alain Greiner:
Two efficient synchronous <--> asynchronous converters well-suited for networks-on-chip in GALS architectures. Integr. 41(1): 17-26 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.