"Simultaneous Sleep Transistor Insertion and Power Network Synthesis for ..."

Kaijian Shi et al. (2008)

> Home

Details and statistics

DOI: 10.4304/JCP.3.3.6-13

access: closed

type: Journal Article

metadata version: 2020-09-15

- view
  authority control:
- export record
  dblp key:
  - journals/jcp/ShiLJY08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcp/ShiLJY08
Kaijian Shi, Zhian Lin, Yi-Min Jiang, Lin Yuan:
Simultaneous Sleep Transistor Insertion and Power Network Synthesis for Industrial Power Gating Designs. J. Comput. 3(3): 6-13 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.