"Sleepy CMOS-Sleepy Stack (SC-SS): A Novel High Speed, Area and Power ..."

Anjali Sharma, Harsh Sohal, Harsimran Jit Kaur (2019)

> Home

Details and statistics

DOI: 10.1142/S0218126619501974

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jcsc/SharmaSK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jcsc/SharmaSK19
Anjali Sharma, Harsh Sohal, Harsimran Jit Kaur:
Sleepy CMOS-Sleepy Stack (SC-SS): A Novel High Speed, Area and Power Efficient Technique for VLSI Circuit Design. J. Circuits Syst. Comput. 28(12): 1950197:1-1950197:25 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.