"High-performance very large scale integration architecture design for ..."

Chung-Chi Lin et al. (2008)

> Home

Details and statistics

DOI: 10.1117/1.3010883

access: closed

type: Journal Article

metadata version: 2017-05-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jei/LinSCL08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jei/LinSCL08
Chung-Chi Lin, Ming-Hwa Sheu, Huann-Keng Chiang, Chishyan Liaw:
High-performance very large scale integration architecture design for various-ratio image scaling. J. Electronic Imaging 17(4): 043010 (2008)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.