"A Compiled-Code Parallel Pattern Logic Simulator With Inertial Delay Model."

Kuo-Chan Huang, Chung-Len Lee, Jwu E. Chen (1999)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2023-03-07

- view
  - electronic edition @ sinica.edu.tw (archived)
- export record
  dblp key:
  - journals/jise/HuangLC99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jise/HuangLC99
Kuo-Chan Huang, Chung-Len Lee, Jwu E. Chen:
A Compiled-Code Parallel Pattern Logic Simulator With Inertial Delay Model. J. Inf. Sci. Eng. 15(6): 885-897 (1999)

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.