"Minimizing accumulative memory load cost on multi-core DSPs with ..."

Jingtong Hu et al. (2013)

> Home

Details and statistics

DOI: 10.1016/J.SYSARC.2013.05.003

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jsa/HuHZSXZ13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jsa/HuHZSXZ13
Jingtong Hu, Yi He, Qingfeng Zhuge, Edwin Hsing-Mean Sha, Chun Jason Xue, Yingchao Zhao:
Minimizing accumulative memory load cost on multi-core DSPs with multi-level memory. J. Syst. Archit. 59(7): 389-399 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.