"A 28-nm 64-kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit ..."

An Guo et al. (2024)

> Home

Details and statistics

DOI: 10.1109/JSSC.2024.3375359

access: closed

type: Journal Article

metadata version: 2024-09-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GuoXDPLZDGZWYS24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GuoXDPLZDGZWYS24
An Guo, Chen Xi, Fangyuan Dong, Xingyu Pu, Dongqi Li, Jingmin Zhang, Xueshan Dong, Hui Gao, Yiran Zhang, Bo Wang, Jun Yang, Xin Si:
A 28-nm 64-kb 31.6-TFLOPS/W Digital-Domain Floating-Point-Computing-Unit and Double-Bit 6T-SRAM Computing-in-Memory Macro for Floating-Point CNNs. IEEE J. Solid State Circuits 59(9): 3032-3044 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.