"A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino ..."

Name: dblp XML data dump
Creator: Schloss Dagstuhl - Leibniz Center for Informatics
Published: 1993
License: https://creativecommons.org/publicdomain/zero/1.0/
Keywords: dblp, XML, computer science, scholarly publications, metadata

Fang Lu, Henry Samueli (1993)

> Home

Details and statistics

DOI: 10.1109/4.192043

access: closed

type: Journal Article

metadata version: 2025-02-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LuS93
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LuS93
Fang Lu, Henry Samueli:
A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell design. IEEE J. Solid State Circuits 28(2): 123-132 (1993)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.